[Oberon] Re (2): Emulating interrupts in oberon-risc-emu as in the RISC5 specification